NDS355AN


General Description

SuperSOTTM-3 N-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.

Features

- Industry standard outline SOT-23 surface mount package using proprietary SuperSOT[™]-3 design for superior thermal and electrical capabilities.
- High density cell design for extremely low R_{DS(ON)}.
- Exceptional on-resistance and maximum DC current capability.
- Compact industry standard SOT-23 surface mount package.





Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter Drain-Source Voltage		NDS355AN	Units V	
V _{DSS}			30		
V _{GSS}	Gate-Source Voltage - Continuous		±20	V	
I _D	Maximum Drain Current - Continuous	(Note 1a)	1.7	А	
	- Pulsed		10		
P _D	Maximum Power Dissipation	(Note 1a)	0.5	W	
		(Note 1b)	0.46		
T _J ,T _{STG}	Operating and Storage Temperature Range		-55 to 150	°C	
THERMA	L CHARACTERISTICS	<u> </u>			
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	250	°C/W	
R _{eJC}	Thermal Resistance, Junction-to-Case	(Note 1)	75	°C/W	



NDS355AN

Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHA	RACTERISTICS						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$		30			V
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$				1	μA
			T _J =125°C			10	μA
I _{GSSF}	Gate - Body Leakage, Forward	$V_{GS} = 20 V_{DS} = 0 V$	•			100	nA
I _{GSSR}	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nA
ON CHAR	ACTERISTICS (Note 2)						
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$		1	1.6	2	V
			T _J =125°C	0.5	1.2	1.5	
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS} = 4.5 \text{ V}, I_{D} = 1.7 \text{ A}$	•		0.105	0.125	Ω
			T _J =125°C		0.16	0.23	
		$V_{GS} = 10 \text{ V}, I_{D} = 1.9 \text{ A}$			0.065	0.085	
I _{D(ON)}	On-State Drain Current	$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$		6			Α
g _{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 1.7 \text{ A}$			3.5		S
DYNAMIC	CHARACTERISTICS						
C _{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}, \ V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$			195		pF
C _{oss}	Output Capacitance				135		pF
C _{rss}	Reverse Transfer Capacitance				48		pF
SWITCHI	NG CHARACTERISTICS (Note 2)						
$t_{d(on)}$	Turn - On Delay Time	$V_{DD} = 10 \text{ V}, I_{D} = 1 \text{ A},$			10	20	ns
t,	Turn - On Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$			13	25	ns
$t_{d(off)}$	Turn - Off Delay Time				13	25	ns
t _f	Turn - Off Fall Time				4	10	ns
$t_{d(on)}$	Turn - On Delay Time	$V_{DD} = 5 \text{ V}, I_{D} = 1 \text{ A},$			10	20	ns
t _r	Turn - On Rise Time	$V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$			32	60	ns
$t_{d(off)}$	Turn - Off Delay Time				10	20	ns
t _f	Turn - Off Fall Time				5	10	ns
Q_g	Total Gate Charge	$V_{DS} = 10 \text{ V}, I_{D} = 1.7 \text{ A},$			3.5	5	nC
Q_{gs}	Gate-Source Charge	V _{GS} = 5 V			0.8		nC
Q_{gd}	Gate-Drain Charge				1.7	_	nC



NDS355AN

Electrical Characteristics (T _A = 25°C unless otherwise noted)								
Symbol	Parameter	Conditions	Min	Тур	Max	Units		
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS								
Is	Maximum Continuous Drain-Source Diode Forward Current				0.42	Α		
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current				10	Α		
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S =0.42 A (Note 2)		8.0	1.2	V		

Notes

1. $R_{g,i,k}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{g,i,k}$ is guaranteed by design while $R_{g,i,k}$ is determined by the user's board design.

$$P_{D}(t) = \frac{T_{J} - T_{A}}{R_{\theta J} \cdot \hat{k}^{t}} = \frac{T_{J} - T_{A}}{R_{\theta J} \cdot \hat{t}^{t} R_{\theta C} \hat{k}^{t}} = I_{D}^{2}(t) \times R_{DS \cdot (ON)} Q_{TJ}$$

Typical $R_{\rm g,h}$ using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

a. 250°C/W when mounted on a 0.02 in² pad of 2oz copper.

b. 270°C/W when mounted on a 0.001 in² pad of 2oz copper.





Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2.0%.